Search Jobs | Dice.com

Remote

•

Today

Role: Design Verification Workstream Lead DHF Remediation Location: Remote Role Summary The Verification Workstream Lead will lead the retrospective review of design verification activities to ensure outputs have been appropriately verified against defined inputs. This role will support assessment of verification protocols, test evidence, and traceability as part of DHF remediation. Responsibilities Lead the retrospective review of design verification documentation. Assess verification protocols

Easy Apply

Contract

Depends on Experience

ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)

Albuquerque, New Mexico

•

Today

ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal) Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Design or Verification Engineers (Lead, Senior, or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing's products; ASICs and FPGAs in Albuquerque, NM. From complex digitally beamformed phased arrays for constellation satellite programs to computing and network

Full-time

USD 136,850.00 - 185,150.00 per year

Design Verification Lead

Sunnyvale, California

•

Today

Role: Design Verification Lead Location: Sunnyvale onsite Job Type: Contract Interview: Phone/Video Job Description: Experience: 12+ Years Role: Lead - SoC/Sub-System Design Verification About the Role We are seeking an experienced Design Verification Lead to drive SoC-level verification strategy, lead high performing teams, and ensure first time right silicon. This role requires deep technical expertise, strong leadership, and the ability to influence cross functional teams while workin

Easy Apply

Contract, Third Party

USD DOE

Design Lead Java Coding Review

Chicago, Illinois

•

2d ago

Hi All, We are immediately hiring for a Design Lead Java Coding Review in Chicago, IL - ONSITE position. Please go through the JD shared below and share your updated resume along with your contact details ASAP. Job Title: Design Lead Java Coding Review Location: Chicago (Onsite) Long Term Contract Job Summary We are looking for an experienced Design Lead with strong Java development and coding review expertise to lead technical design discussions and ensure high-quality coding standards across d

Easy Apply

Contract

Depends on Experience

Senior Design Verification Engineer – SystemVerilog / UVM / AXI – San Diego

San Diego, California

•

10d ago

Job Title: Senior Design Verification Engineer (SystemVerilog / UVM) Location: San Diego, CA Experience Required: 8+ Years Employment Type: Full-Time / Contract Job Description: We are seeking an experienced Design Verification Engineer with strong expertise in SystemVerilog and UVM methodology. The candidate will be responsible for verifying complex ASIC/RTL designs and developing robust verification environments across the full verification lifecycle. Key Responsibilities: Perform digital des

Easy Apply

Third Party, Contract

Depends on Experience

Mechanical Engineer Design Verification Checker

Huntsville, Alabama

•

Today

Job Description Space is a critical domain, connecting our technologies, our security and our humanity. While others view space as a destination, we see it as a realm of possibilities, where we can do more - we can innovate, invest, inspire and integrate our capabilities to transform the future. At Lockheed Martin Space, we aim to harness the full potential of space to cultivate innovation, reduce costs, and push the boundaries of what technology can achieve. We're creating future-ready soluti

Full-time

USD 85,500.00 - 150,765.00 per year

Mechanical Engineer/Design Verification Checker

Sunnyvale, California

•

Today

Full-time

USD 85,500.00 - 150,765.00 per year

Mechanical Engineer Design Verification Checker

Littleton, Colorado

•

Today

Full-time

USD 70,100.00 - 123,625.00 per year

Digital Design Verification Engineer

San Jose, California

•

28d ago

JD Digital DV within a mixed signal chip (ADC), Digital based simulation environment, Test bench not required, it is available already, Test cases to be developed. No need to develop models, Develop test plan etc.. System Verilog, Unix/Linux, Cadence tools Xcelium, Windows based tools.

Easy Apply

Contract

Depends on Experience

Associate ASIC and/or FPGA Design and Verification Engineer

El Segundo, California

•

Today

Associate ASIC and/or FPGA Design and Verification Engineer Company: Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design and Verification Engineers to join us as part of our Boeing Electronic Products team at the heart of Boeing's products in either El Segundo or Huntington Beach, CA. An alternative location that may become available based on program needs could be Fairfax, VA. From complex digitally beamformed phased arrays for constel

Full-time

USD 98,600.00 - 133,400.00 per year

Senior Design Verification Engineer

Remote

•

22d ago

Design Verification (DV) Engineer Key Responsibilities Develop and maintain UVM-based SystemVerilog testbenchesCreate reusable verification components and environmentsDevelop and execute verification plans for subsystem and block levelDebug RTL issues and collaborate closely with designContribute to end-to-end validation flowsDrive coverage closureRequired Qualifications Strong hands-on expertise in UVM and SystemVerilogExperience with ARM-based protocols including:APBAXI (no CHI/coherency requi

Easy Apply

Contract

90 - 105

Senior Design Verification Engineer

Remote

•

23d ago

Easy Apply

Contract

90 - 100

Design Verification Engineer

Sunnyvale, California

•

11d ago

Meta Platforms, Inc. (f/k/a Facebook, Inc.) has the following positions in Sunnyvale, CA Design Verification Engineer: Collaborates with researchers, architects, and designers to establish comprehensive verification strategies for a variety of core IP blocks and complex System-on-Chip (SoC) solutions. (ref. code REQ-2602-159167: $136,926/year to $162,580/year). Individual pay is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect th

Full-time

Depends on Experience

Design Verification Engineer

Remote

•

Yesterday

RequirementsKnowledge of semiconductor ASIC design/verification methodologies and flows Working knowledge of Verilog/SystemVerilog/UVM Strong programming skills including object-oriented programming Working experience with digital logic design and verification Practical experience in D2D, NOC, AXI, Ethernet, DDR/LPDDR, HBM, Security, Networking, ARM CPU subsystems Demonstrates good analysis, problem-solving, and critical thinking skills Effective interpersonal, teamwork, and communication skills

Easy Apply

Contract

Depends on Experience

Principal Engineer, Design Verification (NPU)

Mountain View, California

•

7d ago

Role: Principal Engineer, Design Verification (NPU) Location: Mountain View, CA (Onsite) Job Type: Contract Project description The Principal Design Verification Engineer, within the NPU Hardware & Software organization, is intended for an individual with a broad background in design verification and complex digital system validation, with significant experience in AI accelerator verification and automotive safety standards. This role is responsible for driving the verification excelle

Easy Apply

Contract, Third Party

$90 - $120

ASIC Engineer, Design Verification

Sunnyvale, California

•

2d ago

Meta Platforms, Inc. (f/k/a Facebook, Inc.) has the following positions in Sunnyvale, CA ASIC Engineer, Design Verification: Develop functional tests based on verification test plan. (ref. code REQ-2602-159256: $149,000/year to $162,580/year). Individual pay is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base salary only, and do not include bonus or equity or sales incentives, if applicable. In addition to base salary, M

Full-time

Depends on Experience

FPGA Design Verification Engineer

Almont, Colorado

•

Today

Stefanini Group is hiring!Stefanini is looking for FPGA Design Verification Engineer -Ottawa, Ontario, CanadaFor quick apply, please contact Ph: 248 263 Only! 22 Days PTO (See Below the bifurcation) * 10 Days PTO( 80 Hours of PTO - Accrual Basis)* 9 Holidays on average throughout the year* 3 Personal Days About the Role: Client's 5G R&D team is developing next-generation Open RAN Radio Units for 4G and 5G networks. As an FPGA Design Verification Engineer, you will play a key role in ensuri

Easy Apply

Contract

$73 - $78 /hr

Control Fabric Design Verification Engineer

Folsom, California

•

Today

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the wo

Full-time

USD 121,940.00 per year

FPGA Design/Verification Engineer

Englewood, Colorado

•

Today

Location: Englewood, CO Salary: $80.00 USD Hourly - $120.00 USD Hourly Description: Job Title: Fpga Design/verification Engineer Location: Littleton, CO About the Role We are seeking an experienced ASIC Prototyping Engineer to support research and development efforts focused on building advanced ASIC prototypes. In this role, you will architect, implement, and validate complex ASIC designs on industry-standard FPGA-based prototyping platforms. Responsibilities Architect and implement ASIC pr

Contract

Compensation information provided in the description

Senior FPGA/ASIC Design /Verification Engineer (Onsite)

Cedar Rapids, Iowa

•

Today

Date Posted: 2026-01-27 Country: United States of America Location: US-IA-CEDAR RAPIDS-193 ~ 1120 Collins Rd NE ~ BLDG193 Position Role Type: Onsite U.S. Citizen, U.S. Person, or Immigration Status Requirements: Security Clearance Type: None/Not Required Security Clearance Status: Not Required Are you interested in becoming part of a growing Avionics FPGA/ASIC team? This position is for a highly experienced, highly motivated Electrical or Computer Engineer that will be involved in the design

Full-time

USD 86,800.00 per year

Filter Results

Job post features

Posted date

Work settings

Employment type

Distance

Employer type

Work authorization